University Student Access Programme

Full name *

Personal email *

University email *

University name *

Course interested in *
—Please choose an option—On-Demand recordings access - Open-Source Verification Training SeriesOn-Demand recordings access - Formal Verification Training (6-Day Programme)On-Demand recordings access - Ramping Up Formal Verification Training SeriesOn-Demand recordings access - From Verilog to SystemVerilog for Advanced VerificationOn-Demand recordings access - Complete Verification Training Bundle: SystemVerilog, UVM & SVAOn-Demand recordings access - Advanced Communication Skills Training for EngineersOn-Demand recordings access - SystemVerilog Assertions (SVA)On-Demand recordings access - Building Advanced UVM Test Benches3-Part RISC V Verification Course +++3-Part RISC-V Verification CourseAI in DV and VLSI - 3 sessionsUSA Advanced Comms TrainingHands-on AI in Design Verification Training in EdinburghHands-on AI in Design Verification Training in CambridgeAnalog IC Design Using Python - 3 sessionsHands-on Codefest AI in Design Verification in Reading, UKFormal Verification Training in Reading, UKAnalog Design with Python Training in Reading, UKRISC-V Verification Training in Reading, UKHands-on Codefest COCOTB-Based Open-Source Verification in Reading, UKVerilog-AMS, SystemVerilog-AMS & UVM-AMS - 3 sessionsDesign Verification using SV/UVM TrainingAMS Co-Simulation (RNM & UVM) - 3 sessionsAMS Co-Simulation (Power-Aware / UPF) - 3 sessionsFormal Verification Training in Austin, TX or onlineHands-on AI in Design Verification in Austin, TX or onlineRISC-V Verification Training in Austin, TX or onlineFormal Verification Training in San Jose, CA or onlineHands-on Codefest: AI in Design Verification in San Jose, CA or onlineRISC-V Verification Training in San Jose, CA or online

I confirm that I am applying for university student access and have provided my official university email address.