




Accelerating FPGA prototyping bring-up time

Romain Petit

Product Manager, Siemens EDA

November 25th, 2025

SIEMENS



Agenda

3-phases for prototypes bring-up


Compile flow

Runtime

Debug

VPS and proFPGA CS

The 3 phases for deploying a FPGA-based prototype system



Why commercial prototyping software ?

ASIC and FPGA architecture mismatch

IP and architectural structures don't map directly

Lack of Automation & reproducibility

Manual processes lead to error and inconsistent results

Timing closure and Performance


Time consuming iterative process to get optimal results

Protocols integration complexity


Increase debug time and could penalized ease of use

Design complexity & Debug challenges

Will my implementation still be functional ?



FPGA bring-up automation




Minimal RTL modification – Memory

Custom/internal memories in RTL are **automatically mapped** to FPGA memory resources


Large memories mapped into multiple FPGA or **external memory board**

Memory Softmodels available for HBM, DDR5, Flash memories

VPS SW enables **flexible mapping to FPGA primitives**



Multi-FPGA partitioning technics



VPS reduces time to prototype


Single FPGA

Benefits from memory compilation and clock management

Multi-FPGAs

Making the impossible possible, in a short amount of time

VPS vs Manual prototyping bring-up effort




From Desk to Datacenter

Use **same bitstream** on a **Desktop platform** or in a **FPGA Farm**

Multi-user and **Multi-project** hardware setup

Efficient deployment of thousands of FPGAs

Host **controlled** or **Standalone**



Network



Farm of
FPGAs

Advanced debug capabilities



Probed Debugging at RTL or Netlist level

Probe-less Debugging & Full Visibility at no capacity overhead

Trigger on HW event

Streaming to DDR or to external Host

Same Waveform Viewer across all HAV products



Concatenate Data to Create Waveforms

Siemens' Veloce proFPGA CS platform

UNO Desktop




Single FPGA board
100+MHz

QUAD/HEXA Desktop



Multi-FPGA Multi-user

HEXA Blade



Data-center standard
Remote management

Multi-blade System

Billions gates
designs
Enterprise
solution




AMD VP1902

Same functionalities across all HW

Minimal RTL change

Automatic partitioning

Automatic cabling



Standalone or Host controlled

Runtime efficiency

Advanced Debug



Thank you

SIEMENS

Contact

Published by Siemens 2025

Romain Petit

Product Management proFPGA

EDA - HW Assisted Verification

Romain.Petit@siemens.com