

Accelerating FPGA prototyping bring-up time

Romain Petit Product Manager, Siemens EDA November 25th, 2025

SIEMENS



Agenda

3-phases for prototypes bring-up


Compile flow

Runtime

Debug

VPS and proFPGA CS

The 3 phases for deploying a FPGA-based prototype system



Why commercial prototyping software?

ASIC and FPGA architecture mismatch

IP and architectural structures don't map directly

Lack of Automation & reproducibility

Manual processes lead to error and inconsistent results




Time consuming iterative process to get optimal results


Protocols integration complexity
Increase debug time and could penalized ease of use

Design complexity & Debug challenges

Will my implementation still be functional?










FPGA bring-up automation



Automated to customer constraints

Efficient bring-up and best performance




Minimal RTL modification – Memory

Custom/internal memories in RTL are automatically mapped to FPGA memory resources

Large memories mapped into multiple FPGA or external memory board

Memory Softmodels available for HBM, DDR5, Flash memories

VPS SW enables flexible mapping to FPGA primitives



Multi-FPGA partitioning technics

1 Manual Partitioning

- User directives honored
- Cabling from user
- Auto pin muxing
- Auto debug instrumentation
- FPGA Wrapping

Automatic partitioning

- Auto Cabling
- Interconnect for best performances
- User can provide guidance

Hybrid partitioning

- Optimized implementation
- Customized prototype with best performance
- leveraging user experience




VPS reduces time to prototype

Single FPGA

Benefits from memory compilation and clock management

Multi-FPGAs

Making the impossible possible, in a short amount of time





From Desk to Datacenter

Use same bitstream on a Desktop platform or in a FPGA Farm

Multi-user and Multi-project hardware setup

Efficient deployment of thousands of FPGAs

Host controlled or Standalone





Network

Farm of FPGAs

Advanced debug capabilities


Probed Debugging at RTL or Netlist level

Probe-less Debugging & Full Visibility at no capacity overhead


Trigger on HW event

Streaming to DDR or to external Host

Same Waveform Viewer across all HAV products



Compile Frontend	Runtime Speed	Waveform generation
	10+MHz	100k Cycle in 20min



Waveforms

Waveforms

| Compared to the Compar

Concatenate Data to Create

SIEMENS

Siemens' Veloce proFPGA CS platform






Single FPGA board 100+MHz

QUAD/HEXA Desktop

Multi-FPGA Multi-user


HEXA Blade



Data-center standard

Remote management

Multi-blade **System**



SIEMENS

solution



designs


Enterprise

Same functionalities across all HW

Minimal RTL change

Automatic partitioning

Automatic cabling



Standalone or Host controlled

Runtime efficiency

Advanced Debug





Contact

Published by Siemens 2025

Romain Petit

Product Management proFPGA

EDA - HW Assisted Verification

Romain.Petit@siemens.com