

Reproducing a Proof of Specification Compliance for Ibex with Open Source Tools

DVClub World — October 21st 2025


`louis-emile.ploix@stcatz.ox.ac.uk`



Louis-Emile Ploix — lowRISC



- Fully open source, owned by lowRISC
- Vanilla RISC-V
- Simple 3-stage pipeline: fetch, decode / execute, write back
- RVC / PMP / SMEPMP
- Used in  **opentitan**
- Also going to talk about CHERIoT-Ibex a bit, which is more or less the same, but with CHERI extensions



End-to-End Verification

- Based on ARM **ISA-Formal** paper

End-to-End Verification of ARM® Processors with ISA-Formal

Alastair Reid, Rick Chen, Anastasios Deligiannis, David Gilday, David Hoyes,
Will Keen, Ashan Pathirane, Owen Shepherd, Peter Vrubel, and Ali Zaidi

ARM Limited
110 Fulbourn Road
Cambridge, UK
`first.last@arm.com`

Abstract. Despite 20+ years of research on processor verification, it remains hard to use formal verification techniques in commercial processor development. There are two significant factors: scaling issues and return on investment. The *scaling issues* include the size of modern processor specifications, the size/complexity of processor designs, the size of design/verification teams and the (non)availability of enough formal verification experts. The *return on investment* issues include the need to start catching bugs early in development, the need to continue catching bugs throughout development, and the need to be able to reuse verification IP, tools and techniques across a wide range of design styles. This paper describes how ARM has overcome these issues in our Instruction Set Architecture Formal Verification framework “ISA-Formal.” This is an end-to-end framework to detect bugs in the datapath, pipeline control and forwarding/stall logic of processors. A key part of making the approach scale is use of a mechanical translation of ARM’s Architecture Reference Manuals to Verilog allowing the use of commercial model-checkers. ISA-Formal has proven especially effective at finding micro-architecture specific bugs involving complex sequences of instructions. An essential feature of our work is that it is able to scale all the way from simple 3-stage microcontrollers, through superscalar in-order processors up to out-of-order processors. We have applied this method to 8 different ARM processors spanning all stages of development up to release. In all processors, this has found bugs that would have been hard for conventional simulation-based verification to find and ISA-Formal is now a key part of ARM’s formal verification strategy. To the best of our knowledge, this is the most broadly applicable formal verification technique for verifying processor pipeline control in mainstream commercial use.

