



—


Easy Formal With Jasper

Formal for Designers and Early Formal Verification


Kanwar Pal Singh
Product Engineering Group Director

 **cā dence**[®]

Breadth of Jasper Solutions Across Flow



Design Verification Cycle



Challenge: Believe in the benefits of formal and want to deploy more but have limited or no expertise in house

Design Verification Cycle

Easy Formal w/ Jasper

- Broad set of high ROI use cases
- Highly automated → minimal expertise
- Early in DV cycle → maximum impact

RTL Development

RTL Verification

Structural LINT

Implementation Checks

Code Reachability
Overflow/Out-of-Bounds
FSM Deadlock
X Prop

Formal Verification

SoC Integration/Verification

Constrained Random Simulation/Emulation

RTL Bringup

“Heartbeat” waveforms
Basic asserts

Formal Coverage Closure

Typical broad
deployment of formal

Formal Connectivity

Structural CDC

Functional CDC

Protocol correctness


RTL Functional Equivalence (RTL == RTL'?)

Clock gating
Code refactoring
PPA optimizations



Start With Formal: Design Exploration

Design Exploration using the Visualize™ Environment



Create waveform:

- ✓ Specify target expression
- ✓ Formal engines create waveform

Understand waveform:

- ✓ Full signal visibility
- ✓ Integrated source code with value annotation
- ✓ **Why** feature takes you directly to relevant signals and code
- ✓ Highlight differences between waveforms

Change waveform:

- ✓ Change signal behavior with **WaveEdit** feature
- ✓ Extend waveform length
- ✓ Add constraints on-the-fly for **What-If** analysis
- ✓ Quiet down stimulus with **QuietTrace** feature



Low-Hanging Fruit: Auto-Formal Checks

Auto-Formal Checks Set 1

- RESET/INITIALIZATION CHECKS
 - All Flops initialized to a determined value
- AUTO_FORMAL_DEAD_CODE
 - RTL code block reachability
- AUTO_FORMAL_FSM_REACHABILITY
 - FSM state/transition reachability
- AUTO_FORMAL_SIGNALS
 - Signal Stuck-at
- AUTO_FORMAL_X_ASSIGNMENT
 - A reachable x-assignment was found
- AUTO_FORMAL_CASE
 - Default case reachability


Enabled with Jasper Superlint




- ❖ Properties automatically generated by the tool
- ❖ Need no constraints
- ❖ Violation message view/property view for debug
- ❖ Full featured GUI and Resilient waivers
- ❖ Multi-Mode analysis 

Multimode Analysis

Many configs...



...one analysis



Run **multiple configs** and disposition violations in one **comprehensive view of all modes**.
Compatible with all others next gen features.

Auto-Formal Checks Set 2 and 3


- Stage 1 Auto-Formal Checks +
 - AUTO_FORMAL_CASE
 - Priority/Unique violation
 - AUTO_FORMAL_OUT_OF_BOUND_INDEXING
 - Index out of range
 - AUTO_FORMAL_OVERFLOW
 - Overflow because of arithmetic operation, shift, Divide-by-zero, non-arithmetic
 - AUTO_FORMAL_BUS
 - Bus Multiply driven, contention and floating
 - AUTO_FORMAL_COMBO_LOOP
 - Combinational loop detection involving listed signals/wires/expressions
 - AUTO_FORMAL_DEADLOCK_LIVELOCK
 - FSM state Deadlock/Livelock detection

Enabled with Jasper Superlint



In addition to Stage 1

- ❖ Specify clocks/resets and some basic constraints
- ❖ FSM browser to debug FSM related failures
- ❖ Jasper Visualize to debug using waveforms





CDC Protocol Checks

Enabled with Jasper CDC



- CDC protocol checks
 - Auto-generated protocol checks for all identified synchronizers
 - Supports user-defined protocol checks for custom synchronizers
 - Requires very strong formal tool capabilities
 - Best in class Jasper formal engines
 - Export protocol checks to run in simulation

Protocol Checks	Synchronization Schemes
Control Path Stability	NDFF, NDFF_BUS, Pulse, Edge, Glitch Protector
Data Path Stability	MUX_NDFF, MUX_PULSE, Sync Enabler, Glitch Protector
Pulse Width Toggle Circuit	Pulse
Req/Ack Stability Data Stability Handshake Protocol	Handshake Synchronizer
Rear/Write Pointer Stability Overflow/Underflow Gray Encoding of Pointers	FIFO Synchronizer







Worried About Xs?

Auto-X Checks

Enabled with Jasper XPROP






Changing RTL For PPA Optimizations?

Check Functional Equivalence After Each Change


Enabled with Jasper SEC






Bringing it All Together


The Intersection: Designer/Early DV Tasks in Context of Timeframes



Augmented Task Map

Formal Enabled





cādence®

© 2025 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.