




# A Layered, Graph-based Approach to RISC-V Verification

David Kelf, CEO, Breker Verification Systems

# Processor Verification: An Alternative Verification Paradigm

- RISC-V Controllers are one thing, RISC-V Apps Processors entirely different
- Traditionally processors represent toughest verification challenges
  - E.G. ARM spends \$150K+ per annum on verification, single core requires a quadrillion ( $10^{15}$ ) cycles
  - Compounded by realities of RISC-V ISA environment
- Processor flexibility drives enormous, complex verification state search spaces
  - E.G. Opp code instruction sequences \* varied arguments \* varied values
  - Multitude of applications, SW options, compatibility requirements





# Micro-Architectural Verification via Random Instructions




## Useful, But...




We must address system integrity  
We must scale to a broader scenario combination  
We must fully decipher the ISA



# RISC-V Verification “Stack”: Layered System Integrity Verification





# Graph Based Model Captures System Scenarios






Walking graph into a tree, then  
crossing branches = high coverage



<b>Random Instructions</b>	Do instructions yield correct results
<b>Register/Register Hazards</b>	Pipeline perturbations due to register conflicts
<b>Load/Store Integrity</b>	Memory conflict patterns
<b>Conditionals and Branches</b>	Pipeline perturbations from synchronous PC change
<b>Exceptions</b>	Jumping to and returning from ISR
<b>Asynchronous Interrupts</b>	Pipeline perturbations from asynchronous PC change
<b>Privilege Level Switching</b>	Context switching
<b>Core Security</b>	Register and Memory protection by privilege level
<b>Core Paging/MMU</b>	Memory virtualization and TLB operation
<b>Sleep/Wakeup</b>	State retention across WFI
<b>Voltage/Freq Scaling</b>	Operation at different clock ratios
<b>Core Coherency</b>	Caches, evictions and snoops



# RISC-V SoC Integrity




## RISC-V SoC Integrity Functionality


<b>Random Memory Tests</b>	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH, etc.
<b>Random Register Tests</b>	Read/write test to all uncore registers
<b>System Interrupts</b>	Randomized interrupts through CLINT
<b>Multi-core Execution</b>	Concurrent operations on fabric and memory
<b>Memory Ordering</b>	For weakly order memory protocols
<b>Atomic Operation</b>	Across all memory types
<b>System Coherency</b>	Cover all cache transitions, evictions, snoops
<b>System Paging/IOMMU</b>	System memory virtualization
<b>System Security</b>	Register and Memory protection across system
<b>Power Management</b>	System wide sleep/wakeup and voltage/freq scaling
<b>Packet Generation</b>	Generating networking packets for I/O testing
<b>Interface Testing</b>	Analyzing coherent interfaces including CXL & UCIe
<b>SoC Profiling</b>	Layering concurrent tests to check operation under stress
<b>Firmware-First</b>	Executing SW on block or sub-system without processor




# Atomics, Ordering & Cache Coherency: Example SoC Verification




# Atomics, Ordering & Cache Coherency




# Graph Based Model: MMU & Hypervisor



# Test Suite Synthesis



# Analyze & Close Scenario Model Coverage



# MMU Hypervisor Two-Stage Address Translation Example



2 stage translation predicted page walk addresses


Coverage of all possible page faults

Manage address sign extension


Load/Store/Branch to and from virtual address

```
File Tests View Preferences Select Window
Find: in: spike-1-rvMmu1.c
1500
IO Task rvMmuOp.17
// RSW=0x0 D=0 A=1 G=1 U=0 (fault) X=1 W=0 R=0 V=0 (fault)
trek_write64(0x002254a3d24a1468ULL, 0x0000000b94283a8ULL);
// virt: 0x84e75fe0 gpa: 0x89528f49285fe0 phy: 0x9e046fe0 (vpn[2]=0x2 vpn[1]=0x1)
// page walk addresses:
// hgatp L4: phy: 0x4000050000
// hgatp L3: phy: 0x4000051000
// hgatp L2: phy: 0x4000052478
// hgatp L1: phy: 0x4000053350
// hgatp L0: phy: 0xb944e5b0
// hgatp LF: phy: 0xb944d000 ( gpa: 0x23d54b6000 )
// vsatp L2: phy: 0xb944d010 ( gpa: 0x23d54b6000 )
// hgatp L4: phy: 0x4000050000
// hgatp L3: phy: 0x40000512f0
// hgatp L2: phy: 0x4000055750
// hgatp L1: phy: 0x40000560d8
// hgatp L0: phy: 0x4000057188
// hgatp LF: phy: 0x4000054000 ( gpa: 0x2f3a83631000 )
// vsatp L1: phy: 0x4000054138 ( gpa: 0x2f3a83631000 )
// hgatp L4: phy: 0x4000050448
// hgatp L3: phy: 0x9e661528
// hgatp L2: phy: 0xb944f4c8
// hgatp L1: phy: 0x400005a698
// hgatp L0: phy: 0xb9427660
// hgatp LF: phy: 0xb9428000 ( gpa: 0x8952a65a6cc000 )
// vsatp L0: phy: 0xb94283a8 ( gpa: 0x8952a65a6cc000 ) (fault)
// hgatp L4: phy: 0x4000050448
// hgatp L3: phy: 0x9e661528
// hgatp L2: phy: 0xb944f1e8
// hgatp L1: phy: 0x4000058248
// hgatp L0: phy: 0x4000059428 (fault)
// hgatp LF: phy: 0x9e646000 ( gpa: 0x89528f49205000 )
// vsatp LF: gpa: 0x89528f49285fe0 (virt: 0x84e75fe0 )
trekRvMTrapInfo[TREK_PROCESSOR_IDX].trekTrapInfos[0].fixupAddr = 0xb94283a8ULL;
trekRvMTrapInfo[TREK_PROCESSOR_IDX].trekTrapInfos[0].fixupValue = 0x2254a3d24a1479ULL
trekRvMTrapInfo[TREK_PROCESSOR_IDX].trekTrapInfos[1].fixupAddr = 0x4000059428ULL;
trekRvMTrapInfo[TREK_PROCESSOR_IDX].trekTrapInfos[1].fixupValue = 0x27991aULL;
asm volatile (" hfence.vma %0, %0;" :: "r" (0x84e75fe0ULL) ); // hypervisor virtual
asm volatile (" hfence.vma %0, %0;" :: "r" (0x89528f49285fe0ULL) ); // guest physical
// smc write 'ret' instruction
trek_write16(0x8082, trek_mem_ddr0+0x1d646fe0);
{
trekRvMTrapInfo[TREK_PROCESSOR_IDX].virtAddr = 0x84e75fe0ULL;
trekRvMTrapInfo[TREK_PROCESSOR_IDX].pcFixup = 0xfffffff00000000ULL;
trek_goto_priv(PRV_VU);
unsigned long unused;
// execute 2 bytes at virtual addr 0x84e75fe0
asm volatile (
    " fence.i;" 
    " li %0, 0x84e75fe0;" 
    " jalr x1, %0, 0;" 
    " :="r"(unused) :: "x1"
);
trek_goto_priv(PRV_M);
}
1480 trek: info: End rvMmuOp.26 [event:0xbd agent:hart0 thread:T1 instance:rvMmuOp.26
iteration: 1]
1500 trek: info: Begin rvMmuOp.17 [event:0xbe agent:hart0 thread:T1 instance:rvMmuOp.
17 iteration: 1]
1520 trek: info: End rvMmuOp.17 [event:0xc7 agent:hart0 thread:T1 instance:rvMmuOp.17
iteration: 1]
1540 trek: info: Begin rvMmuOp.28 [event:0xc8 agent:hart0 thread:T1 instance:rvMmuOp.
28 iteration: 1]
1560 trek: info: End rvMmuOp.28 [event:0xc9 agent:hart0 thread:T1 instance:rvMmuOp.28
iteration: 1]
1580 trek: info: Begin rvMmuOp.23 [event:0xca agent:hart0 thread:T1 instance:rvMmuOp.
23 iteration: 1]
1600 trek: info: End rvMmuOp.23 [event:0xd0 agent:hart0 thread:T1 instance:rvMmuOp.23
iteration: 1]
1620 trek: info: Begin rvMmuOp.25 [event:0xd1 agent:hart0 thread:T1 instance:rvMmuOp.
25 iteration: 1]
Memory locations of rvMmuOp.17
```

# Massive Stress Testing of Coherency Architecture




Typical coherency test ...




... vs Microloop based tests

# RISC-V Specs, Test Plans and Coverage




## ISA Specification




# Leveraging AI For Spec to Test and Return




- Breker already leveraging Planning Algorithms
  - AI Expert System for advanced state space search
- New project using SLM to comprehend ISA spec and create plan/model
  - Include back-annotation to ensure spec coverage



ISA Specification



RISC-V Test Plan



Coverage Reports

# A Word on Certification



	Phase 1 <b>Certified Microcontroller</b>	Phase 2 <b>Certified Apps Processor</b>	Phase 3 <b>Certified Subsystem</b>	Phase 4 <b>Certified Server Platform</b>
Scope	Few ISA Features <ul style="list-style-type: none"><li>• RV20 Base ISA</li><li>• Unpriv ISA</li><li>• Priv ISA</li></ul>	Many ISA Features <ul style="list-style-type: none"><li>• RVA23 Profile</li><li>• Full Priv/Unpriv</li><li>• Superset of Microcontroller tests</li><li>• Some System Integrity</li></ul>	SoC Components <ul style="list-style-type: none"><li>• AIA</li><li>• IOMMU</li><li>• PCIe Integration</li><li>• Peripherals</li><li>• System Integrity</li></ul>	Processor & SoC <ul style="list-style-type: none"><li>• Certified Apps Processor</li><li>• Certified SoC Components</li></ul>
Testing	ISA compatibility	ISA compatibility System Integrity	ISA compatibility System Integrity	System Integrity

Thanks for Listening!  
Any Questions?

---